Abstract-We present an on-chip calibration method for reducing offset errors and variations of the temperature coefficient of the output voltage of a programmable voltage reference. The offset calibration can be performed by an automatic on-chip calibration procedure or by directly programming an appropriate calibration value via a Three-Wire-Interface. Variation of the temperature coefficients can be compensated by taking into account the measured output voltage at two arbitrary temperatures during e.g. wafer sort and final test, and setting a corresponding calibration value.
I. INTRODUCTION
Voltage references are important building blocks in many of today's electronic circuits. Most analog-to-digital converters or radio transceivers, for instance, rely on stable reference voltages.
In addition to changing environmental conditions (temperature, supply voltage,...), mismatch and process variations, which manifest in e.g. resistor mismatch, offset voltages in operational amplifiers etc., cause unavoidable temperature and offset errors of reference voltages.
Recent advances in miniaturization and therefore shrinking transistor/resistor dimensions make it even harder to design inherently accurate voltage references. For this reason, we present a programmable voltage reference whose inherent variations (viz. offset error and poor temperature coefficient) can be reduced during testing of the ASIC. We further propose a semiautomatic calibration process which minimizes the amount of test time needed for the calibration procedure.
II. CIRCUIT DESCRIPTION
The proposed voltage reference (Fig. 1) , which was realized in a 3.3V , 250nm CMOS process, consists of three main blocks: 
A. Bandgap Reference -BGR
The bandgap voltage reference (BGR), based on [1] , with adjustable temperature coefficient ( Fig. 2) : It provides an output voltage of V BG ≈ 1.22V . The temperature behavior can be controlled via three digital ports Tswt<2:0>. The output voltage can be described by
V xD is the diode voltage, V T = kT /q the thermal voltage and x the size factor of both diode-connected BJTs.
The change of the temperature coefficient is realized by changing the resistor value of R swt . It consists of one fixed part (about 8kΩ) and three binary weighted smaller resistors. Depending on the chosen temperature compensation T swt , the three smaller resistors can by bypassed by low ohmic transmission gates. [2] 
B. Offset Calibration Circuit -OCC
The offset calibration circuit OCC (Fig 3) increases the voltage V BG to the desired output voltage and compensates for offset errors of the programmable BGR. According to the resistors R Oi , V CAL can be set between V CAL,max and 0V . The highest output voltage was chosen to be V CAL,max = 2.5V in the design at hand, but can be increased depending on e.g. available supply voltage and fabrication process etc. In the implemented design, V CAL was set to 2.0V . The offset compensation can be controlled via eight digital ports Oswt<7:0>. The calibration range of the OCC is approximately ±100mV , which is sufficient enough to compensate virtual all possible offset variations of the programmable BGR [2] , [3] . In addition to the offset calibration capabilities, the OCC includes a comparator which compares an externally provided reference voltage V EXT with the internally generated voltage V CAL and is used during the automatic on-chip offset calibration.
C. Control Unit
The control unit executes the automatic offset calibration and provides a communication interface through a ThreeWire-Interface (ports TWI, TWO and TWC). It can be used to manually set each calibration state (T swt and O swt ). This is especially useful for debugging or if the offset calibration has to be done manually.
The automatic on-chip offset calibration can be started via port cal start which triggers a counter that continuously increases the value of Oswt<7:0> until the comparator detects that the internal voltage V CAL exceeds the external voltage V EXT . The calibration stops at this point and the output cal done is set.
As an alternative to the simple counter, which continuously increases the output voltage, a more complex method e.g. a successively approximation algorithm [4] can be used. It provides results much quicker (which saves test time), but also increases the requirements of the comparator and the overall reference circuit regarding parasitic oscillations.
III. CALIBRATION PROCEDURE
The overall calibration process consists of two main parts. The first step (Fig. 4) is executed at an arbitrary temperature T 1 , for example T 1 = 80
• C during wafer sort. The second, more complex part (Fig. 5 ) is done at a second arbitrary temperature T 2 . This temperature should be as different as possible to T 1 . As an example, it can be done during final testing of the chip at T 2 = 40
• C.
A. Part 1 at T 1
The first calibration step is used to measure all values of the reference output voltage V CAL , regarding the temperature calibration values T swt at a default calibration value of the offset compensation O swt at a constant temperature T 1 . The value of O swt is arbitrary, but has to be the same throughout the entire calibration. The whole process is shown in the flowchart in Fig. 4 . In the proposed voltage reference, T swt consists of three control bits, therefore eight data pairs, consisting of the value of T swt and V CAL , and the according chip number have to be saved.
These data points correspond to the measured data point at 80
• C in the example shown in Fig. 6 .
B. Part 2 at T 2
The second part of the calibration is done at temperature T 2 . First of all the measurements of part one are repeated. These measurements correspond to the measurement data points at 40
• C in the example shown in Fig. 6 . With the help of this measurement and the measurement from part one, the optimal temperature compensation can be processed: The value of T swt which results in the smallest difference of output voltages V CAL at temperatures T 1 and T 2 is selected. In the example shown in Fig. 6 , the value T swt = 2 is chosen (curve marked with 'O'). After processing and setting T swt,opt , the calibration of the temperature coefficient its done. It is important to perform the temperature calibration before the offset calibration, because it affects the overall offset of the voltage V CAL .
The offset calibration is started by setting cal start. The control unit sets O swt to zero (i.e. V CAL = V CAL,min ), and continuously increases the value of O swt and therefore the value of V CAL until it reaches the externally provided voltage V EXT . This transition is indicated by the comparators output voltage cal done going high. It terminates the offset calibration.
The voltage V EXT can be provided through a dedicated pad, or like in the given design, through a probe pad. The determined calibration values for T swt and O swt can then be saved on any kind of nonvolatile on-chip memory. In the given design laser fuses are used to permanently save the calibration states.
IV. MEASUREMENT RESULTS
An example for how far the temperature coefficient of the BGR can be changed is presented in Fig. 6 . It shows the output voltage of the reference over a temperature range from −40 to +125
• C. The line marked with '*' represent the uncalibrated output, the line with 'O' shows the output voltage with optimized temperature coefficient. 
Nr. of measurement calibrated uncalibrated intentionally produced at selected process corners (e.g. 'fast' low threshold voltages, 'slow' high threshold voltages, 'HR' high resistance, etc.). After offset calibration the output voltage is within +1.2mV to −0.6mV around the desired 2V output. 
V. CONCLUSIONS
This paper demonstrates a novel voltage reference design and calibration methodology that is not only able to compensate for process and material dependent variations of the temperature coefficient but also mitigates against offset errors that are unavoidable in production due to variations in process conditions and mismatch.
Calibration of ASICs at two different temperatures mean additional logistic and technical work and expenses but results in voltage references with low temperature dependency and high initial accuracy and is an appealing alternative to other calibration methods e.g. laser timing.
Our measurements and simulations show that in this regard the circuit is superior to untrimmed alternatives. 
